Abstract -A vector modulator based phase shifter is developed using 0.18um CMOS process at S-band frequency to be integrated into a conformal phased array antenna to recover the desired radiation pattern in the entire 360 o range. The phase shifter has a variable gain amplifier integrated into the circuit in order to vary gain along with phase for precise control to correct the degraded radiation pattern due to the conformal shaping. The design shows the state-of-the-art performances including more than 7dB conversion gain with variable feature and a continuous phase rotation of 360 o with steps as low as 11.25 o with very low power consumption of 17mW. The chip size including all pads is 1.5mm X 0.75mm.
I. INTRODUCTION
Phase shifters are critical components of any phased array antenna system [1] which are of particular interest for NASA in wireless communications involving space suits worn by astronauts and is found to be very popular because it allow the scanning of the antenna beam electronically. The phase shifters can be used to change the angle of radiation of transmitted and received waveform signals, thus avoiding bulky arrangements for mechanical rotation of the antenna system. To get a broadside radiation pattern in a microstrip antenna array, all the antenna elements must be fed with same voltage phase. However, when this antenna array is bent on a conformal surface, the radiation pattern is changed from its broadside direction, and overall performances such as angle of radiation and gain are degraded. The amount of degradation depends upon the bending radius. In order to restore the original radiation pattern, appropriate phase compensation is required on each antenna array element [2] . The CMOS phase shifter proposed in this paper can be integrated with a conformal phased array antenna to fully recover the radiation pattern through precise gain and phase control mechanism.
Phase shifters can be classified into passive and active phase shifters [3] , with the former having the disadvantage of signal attenuation which can be overcome by using the active phase shifters [4] . Other way to classify the phase shifters is in analog and digital [5] ; analog phase shifters provide continuous phase variation over a certain range and are controlled by a varying voltage. Digital phase shifters provide fixed phase steps that are selected using a binary coded input [5] . For example, a 360 o digital phase shifter with 4 bits control can obtain discrete phase-shift steps of 22.5 o , whereas an analog phase shifter can produce a continuous phase-shift over the 360 o range. Phase shifters can be designed in different forms, namely switched line phase shifters [7] , loaded-line phase shifters [8] , and reflection-type phase shifters [9] .
Due to the rapid scaling of the transistor lengths in the recent past, it has become possible to fully integrate large number of transistors with both analog and digital functionality into a single chip [6] . Especially CMOS RFIC (Radio Frequency Integrated Circuits) made possible towards realization of system-on-chip (SOC) solutions where all analog and digital functionality can be integrated into a single process platform and analog radio can be controlled through digital circuitry with programs written on a computer. Smaller chip area also helps in energy consumption, as well as the cost reduction. The reduced power requirement opens the possibility for wide applications including portable electronics.
In this paper, we have proposed an integrated CMOS phase shifter which can be operated at S-band frequency. The phase shifter consists of passive hybrid, active balun and a variable gain amplifier with buffer stages integrated into a single chip which can be integrated into a conformal phased array beamformer to achieve precise gain/phase control simultaneously. The phase shifter is designed in 0.18um CMOS process. This paper is organized with design methodology in section II, results & performances in section III followed by summary of results with conclusion in section IV. 
II. DESIGN METHODOLOGY
A double balanced Gilbert cell has been used for designing this phase shifter as shown in Fig. 1 (block diagram) and in Fig. 2 (circuit schematic). This integrated phase shifter design is optimized through co-design method where each connecting block's input/output impedances are considered in the design, thus, maximizing the performance of the overall chip while minimizing power consumption. Fig. 3 . By varying all four-control voltage coefficients of these ports, any arbitrary phase shifts can be generated. The outputs of the Gilbert cell are passed through a two stages VGA (Variable Gain Amplifier) in order to obtain an amplified output signal with variable gain capability. All the circuit blocks shown in Fig. 1 are designed using the co-design methodology where input/output impedances are properly considered for RF matching ensuring the most efficient line-up performances with minimum chip size. 
III. RESULTS AND PERFORMANCES
Simulation is carried out using CADENCE ® Spectre ® [10] simulator and layout is done using Virtuoso ® tool. The input to the hybrid and the output buffers are matched to 50Ω. The performance summary of the phase shifter is shown in Table I , which confirms state-of-the-art performances.
The circuit has been simulated with a 2.2GHz input RF signal at -30dBm (10mV peak) amplitude which gives a maximum amplified output signal of ~20mV peak for single ended output and ~ 40mV peak for differential output. The gain variation for single ended output has been shown in Fig.  5 , which also confirms the stability at the desired phase setting. Fig. 7 . Though this phase shifter can achieve any arbitrary value of phase shift, the 22.5 o step is chosen to correlate the analog phase shifter performance through a digital bit control circuitry in terms of 2 n relationship. The Sparameter simulation of the overall integrated phase shifter in Fig. 8 shows an input return loss (S11) better than -25dB, an output return loss (S22) better than -11dB in the 2~3GHz and conversion gain (S21) of 7dB achieved at 2.2GHz. Fig. 9 shows very unique performances of this proposed CMOS integrated phase shifter where gain (S21) and input/output impedances (S11, S22) remain almost constant when phases are varied which is essential for simultaneous control of gain and phase variations without affecting each other. Large-signal performances are shown in Fig. 10 . The 1-dB output compression power is found to be about -15dBm, which is sufficient for inclusion of this integrated phase shifter in the receiver circuitry and in the LO path of the transmitter circuitry. IV. CONCLUSION A vector modulator based CMOS phase shifter has been designed using 0.18um CMOS process. This phase shifter is integrated with an on-chip passive hybrid and active balun and is capable of achieving both gain/phase controls. The results show state-of-the-art performances including conversion gain of 7dB with variable feature for the first time to the best of author's knowledge. This has potential application in integrating into a conformal phased array beamformer for recovering the degraded radiation pattern due to conformal shaping through simultaneous precise control of gain and phase. The circuit can produce a continuous phase rotation of 360 o with steps as low as 11.25 o with total power consumption as low as 17mW. The layout of the integrated phase shifter with a size of 1.5mm X 0.75mm including all bond pads is shown in Fig. 11 . 
